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CHAPTER I 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1 Introduction 
 
 
System on Chip (SOC) design is becoming more popular nowadays. The idea 
to integrate the whole circuits system in a single chip has given a good advantage to 
the manufacturer to have smaller integrated circuit (IC) as most of the design is 
becoming more complex and integrated. Furthermore, they can reduce manufacturing 
cost and save die area. 
 
Active inductor is one of the key elements to achieve smaller die area. 
Moreover, its capability to tune the inductance and Q-factor values have increased 
the design programmability to achieve better performance of the design. Previously, 
passive inductor such as spiral and bonding wire have widely used by designers. 
However, their usage have limits the performance as they need bigger die area and 
provide fix values of inductance and Q-factor. Even though active inductor gives an 
alternative method to provide SOC design, we need to face the drawback of active 
inductor as it increases power consumption and introduces higher noise. Therefore, 
careful design is very important to make sure the noise can be limited with moderate 
power consumption.  
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To study the idea to integrate active inductor with other circuits, Low Noise 
Amplifier (LNA) is chosen. LNA is very important in a receiver system which 
receives weak signals from an antenna and amplifies the signal to the subsequent 
stages. Since the signal at the antenna is comparatively weak, a good gain and Noise 
Factor (NF) are necessary. The noise of the whole system is reduced by the gain of 
the LNA and the noise of the LNA is injected directly into the received signal. Thus, 
the LNA needs both high gain and low noise to ensure good performance of the 
receiver is achieved. 
 
To achieve better noise performance, Common-Gate (CG) architecture is 
suggested. Its ability to avoid noisy component at the input signal is the main key to 
integrate active inductor with LNA[1]. Moreover, as this architecture needs high 
inductance value, active inductor is becoming more reliable to use rather than passive 
inductor. Since noise performance is important for the LNA, a new technique is 
presented to shrink the noise of the active inductor and LNA. Some of the design 
issues such as discussion and analysis on how to improve the design performance, 
the design trade-off and recommendation are briefly explained in this thesis. 
 
 
 
 
1.2 Problem Statement 
 
 
Since active inductor is a noisy circuit, a good architecture and careful design 
consideration needed to achieve the required performance of LNA. A good 
architecture for the LNA is also essential to make sure the active inductor can be 
replaced and can work properly as the passive inductor. As active inductor is 
tuneable by current, higher power consumption will be one of its drawbacks. Even 
though die area can be saved, some other issues need to be studied such as frequency 
and inductance tuning capability, noise optimization, impedance matching, narrow-
band implementation and stability. Thus the problem statement of this research is 
what should the LNA architecture be if it were to be integrated with active inductor. 
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1.3 Objective of The Research 
 
 
The objectives of this research are listed below: 
 
i. To analyze and understand an active inductor. 
ii. To study and analyze the performance of a LNA which uses active inductor  
iii. To design and analyze performance of Complementary Metal Oxide 
Semiconductor (CMOS) Common Gate LNA with On-Chip active inductor. 
Design is based on 1.2 um CMOS process.   
 
 
 
1.4 Design Target 
 
 
Design target for this research are:  
 
a. Input/Output Impedance  ? 50 Ω 
b. Gain (Av)     ? >10dB 
c. Phase Margin (PM)   ? > 60 
d. Noise Factor (NF)   ? < 8dB 
e. Power Consumption  ? < 100mW 
 
 
 
1.5 Methodology 
 
 
The methodology of this research is listed as follows: 
 
i. Literature survey on CMOS LNA and active inductor architectures and 
designs. 
ii. Study the noise impact for the LNA and active inductor circuit. 
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iii. Design the circuit of active inductor using S-Edit software. The design 
consideration and analysis are done. 
iv. Design the circuit of LNA using S-Edit software.  
v. All simulations and study are done using T-Spice and W-Edit software. 
vi. Integrate active inductor with LNA and study the effect of active inductor 
to the LNA. 
vii. Design the layout of the LNA and Active inductor using L-Edit sofware. 
viii. Performance analysis on schematic and layout levels design 
 
 
 
 
1.6 Scope of Work 
 
 
The scopes of work of this research are as follows: 
i. To study active inductor performance based on tuning range, Q-factor and 
noise performance. 
ii. To study the effect of active inductor to LNA performance 
iii. Layout design for active inductor and LNA with performance analysis 
 
 
 
 
1.7 Thesis Organization 
 
 
Chapter I presents the overview of the project. Chapter II reviews active 
inductor and LNA architecture. Chapter 3 proposes an active inductor design and 
presents how to integrate it to the LNA. Chapter 4 analyses design the performance 
based on gain, phase margin (PM), impedance matching, tuning capability and noise 
optimization. Chapter 5 concludes the research and proposes the future work that 
could improve the LNA performance, especially on power consumption and noise 
optimization.  
